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Abstract –In silicon carbide (SiC) power MOSFETs, threshold 
voltage instability under high-temperature conditions has 
potential reliability threats to long-term operation. In this paper, 
the threshold voltage shifts caused by the instability mechanisms in 
accelerated power cycling tests for SiC MOSFETs are 
investigated. In conventional power cycling tests, the positive 
threshold voltage shift can cause successive on-state resistance 
increases, which can sequentially increase junction temperature 
variations gradually under fixed test conditions. In order to 
distinguish the increased die voltage drop from the bond wire 
resistance degradation, an independent measurement method is 
used during the power cycling tests. As the number of cycle 
increases, SiC die degradation can be observed independently of 
bond wire increases during the tests. It is studied that the SiC die 
degradation is associated with the threshold voltage instability 
mechanisms. Unlike the bond wire lift-off failure, the die 
degradation and the related die resistance increase can stop the 
power cycling test in earlier than expected. Additionally, a new 
test protocol considering die degradation is proposed for power 
cycling test. By means of power device analyzer, the failure 
mechanism and degradation performance of SiC MOSFETs 
before and after the power cycling test are compared and 
discussed. Finally, experimental results confirm the role of 
threshold voltage shifting and identify different failure 
mechanisms. 
 
Index Terms –Silicon carbide, power MOSFET, power cycling 




Silicon carbide (SiC) materials are regarded as the most 
promising alternative to Silicon (Si) for the future power 
conversion system. As the material and fabrication techniques 
continue to develop, the commercially available SiC-MOSFET 
modules can cover the rating voltages from 400 V to 1700 V 
since 2015 [1]. Although the thin and small die size as well as 
the high frequency can improve the overall power density of 
converter, these features also bring more intense thermal fatigue 
to both the dies and packages [2]. 
So far, the tolerable maximum junction temperature (Tj) for 
most of the commercial SiC MOSFET modules is no more than 
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200 °C, which is far lower than the theoretical value around 500 
°C [3]. Many researches have shown that the high-temperature 
environment can cause the threshold voltage (Vth) instabilities in 
SiC power MOSFETs [4]–[6]. The significant positive/negative 
Vth shifts can happen under specific working conditions because 
of the instability mechanisms. Due to the properties of interface 
SiC/SiO2, the threshold voltage shift in SiC MOSFET is more 
serious than that of Si-based MOSFETs [7]. The notorious Vth 
instabilities in SiC-MOSFETs can be regarded as one of the 
main obstacles to the long-term high-temperature applications. 
During the long-term operation, the gradually increased on-state 
resistance (Ron) caused by the positive Vth shift under elevated 
temperature can decrease the efficiency and deteriorate 
reliability of SiC MOSFETs. 
In practice, the gate reliability tests for Vth stability are 
usually conducted with high-temperature gate bias (HTGB) and 
high-temperature reverse bias (HTRB) tests before the delivery 
[8]. The specific positive gate voltage is applied to the gate side 
under high-temperature environment alone (such as 175 °C) for 
1000 hours’ storage without drain current [9]. During these 
“static” gate bias tests, the positive gate bias can cause a positive 
Vth shift. On the contrary, the negative gate bias can result in the 
downward Vth shifting. Usually, the successive Vth shift after the 
“static” gate bias test is a few hundred millivolts, which is within 
the normal tolerance for the well-designed gate oxide layer. 
However, the standard “static” gate bias tests do not reflect the 
practical operation conditions of SiC MOSFETs. In practice, 
the running SiC MOSFETs usually work under pulsed current 
with the positive gate bias and high junction temperature (Tj) 
during the on-state conditions. Recently, studies have shown 
that the gate-bias stressing at high-temperature and drain current 
conditions can lead to much larger Vth shift than 
high-temperature conditions alone [7], [10]. Furthermore, 
according to the preliminary experiments, the general trend for 
Vth shift is positive under the normal working conditions, even 
the symmetrical back-and-forth bias stress like +15V/-15V is 
applied to the gate side [6]. 
Nowadays, the temperature-dependent reliability issues for 
power modules have attracted extensive attention from 
industries and academics [11]–[14]. Usually, the power cycling 
test is an effective way to investigate the packaging reliability 
under highly thermal acceleration conditions. The objective of 
power cycling test campaign is to evaluate different 
material-related failure mechanisms [15] and further estimate 
the relevant lifetime of modules [16], [17]. In case of highly 
accelerated thermal cycling test, Vth of SiC die can gradually 
shift if a continuous gate voltage bias is applied to the gate for an 
extended period [10]. However, the countermeasures and the 
consequent effects in SiC power cycling test have not been 
addressed yet. 
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The objective of this paper is to evaluate and validate the Vth 
shift effects on the lifetime of SiC modules in the accelerated 
power cycling test. This paper clearly reveals the role of Vth shift 
effects in the power cycling tests. By introducing the 
independent measurement method, both the die on-state voltage 
and the package voltage drop are measured separately during 
the tests. With the increase number of cycles, the changes of die 
on-state voltage caused by Vth shift can be monitored. Then the 
propagation and acceleration process induced by die 
degradation and the corresponding effects on bond wire 
degradation are investigated separately. By means of power 
device analyzer, the failure mechanisms for SiC-MOSFET 
modules behind the power cycling tests can be investigated and 
identified. Finally, a new test protocol for SiC MOSFET 
modules in accelerated power cycling test is proposed. 
The remainder of the paper is organized as follows. In 
Section II, the charge trapping mechanism and the effects of Vth 
shift are introduced. In Section III, the conventional power 
cycling test setup for SiC-MOSFET modules and the related 
problem statements are presented. The experimental results and 
discussion are shown in Section IV and Section V, separately. 
Finally, it is the conclusion. 
II. EFFECTS OF VTH SHIFT IN SIC MOSFET 
A. Mechanisms of Vth shift 
Owing to the process technologies, the thermally grown 
oxide contains four categories of positive charges: mobile 
charge (m), fixed oxide charge (F), trapped oxide charge (T), 
and interface state charge (I) [5]. The consequently charge 
trapping effect during operation is depicted in Fig.1. Moreover, 
the time-dependent threshold voltage Vth can be expressed as: 














                     (1). 
Where Vthi is the initial threshold voltage, Cox is the specific 






























Fig.1. Multi charges in oxide growth layer silicon surfaces. 
Theoretically, the large positive Vth shift under driven and 
high-temperature conditions can be attributed to two aspects. 
Firstly, the direct tunneling of electrons into the interfacial 
oxide traps near SiC/SiO2 interface [18], [19]. Besides, in case 
of the thin gate oxide layer (e.g. less than 50 nm), a 
Fowler–Nordheim tunneling current can inject additional 
electrons into SiO2 layer and then cause further Vth shift [20]. 
Secondly, significant Vth shift under high temperature and gate 
bias stress conditions can ascribe to the activation of additional 
oxide traps over operation time [6], [7]. 
B. Effects of Vth shift on die resistance 
In DC power cycling test, the SiC MOSFETs are operated in 
the linear region with relatively low drain voltage VDS and high 
Iload. Assuming the gate overdrive (Vgs-Vth) is larger than the 
on-state VDS, the on-state VDS under given current Iload can be 




in ox gs th
I L
V




DSV << gs thV V    (2). 
Where LCH is the length of channel, Z is the width of channel, 
Cox is the specific capacitance of the gate oxide layer and µin is 
the electron mobility in the inversion layer. Among of them, 
LCH, Z and Cox can be treated as constant for a specific device, 
but µin is inversely proportional to temperature. In case of fixed 
Iload, VDS varies with rising temperature within a given time 
period (t0~t1), so the conduction loss Pcs and related temperature 
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According to the Vth shift mechanism, the threshold voltage 
after the degradation is higher than the initial value Vthi. As a 
result, the die resistance Ron and related conduction power loss 
under fixed initial test conditions can increase subsequently 
with Vth increase. 
C. Conventional Power cycling test without Vth shift 
The schematic of conventional DC-based power cycling test 
is depicted in Fig.2 [22]–[24]. The constant load current Iload is 
generated by a high-power DC current source power supply. All 
the devices under test (Sa1, Sa2, … San, Sb1, Sb2,… , Sbn) are 
divided into two groups and connected in series. By using the 
independent gate drivers (Ga1, Ga2, … Gbn), the inspected 
devices are always kept as on-state conduction by applying 
constant gating voltages. Meanwhile, two external switches 
SW1 and SW2 under complementary operation are used for the 





































Fig.2. Schematic of conventional DC-based power cycling test 
platform. 
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The conventional control principle for the desired ∆Tj 
without Vth shift phenomenon is depicted in Fig.3. 
Correspondingly, the related definitions labeled in Fig.3 are 
listed in Table I. As shown in Fig.3, the voltage drop on the 
module VDS during on-state condition mainly consists of two 
parts, the voltage drop on die Vcp and the voltage drop on bond 
wire Vbw. Remarkably, the die should be regarded as a heating 
source and the related Vcp accounts for the majority of VDS. It is 
also shown that the instantaneous power loss Pb at t1 can be 
higher than Pa at t0. Because the die voltage drop is proportional 




























Fig.3. Control principle for DC power cycling test and temperature swing 
without Vth shift. 






Voltage drop on die Vcp Vcpa 
Voltage drop on bond wire Vbw Vbwa 
On-state power loss Pcs Pcsa 
Junction temperature Tj Tja 
Maximum temperature Tmax Tmaxa 
Average temperature Tave Tavea 
Minimum Tj Tmin Tmina 
Temperature variation ∆Tj ∆Tja 
Assuming Vth shift does not happen during the whole cyclic 
test process, the average heating power Pcs and related ∆Tj can 
be kept as constant in case of fixed load current Iload and duty 
ratio: 
th( , )j cs cp j loadT P V V T I                      (4). 
Hence, despite Vbw increases with the number of cycles, the 
thermo-mechanical stress on the bond wires is constant because 
of the fixed heating power Pcs and related ∆Tj. Accordingly, the 
thermo-mechanical stress arising at the interface between the 
bond wire and the SiC die surface can be expressed as [25] 
AL SiC( )t bw jL T                       (5). 
Where, Lbw is the length of bond wire joint, and are the 
coefficients of thermal expansion of aluminum material and SiC, 
respectively. 
D. Problem Statement Considering Vth shift 
As mentioned in (4) and (5), the desired thermo-mechanical 
stress in power cycling tests is determined by the conduction 
power loss Pcs. Once the die degradation happens, the related 
thermo-mechanical stress varies with the on-state voltage 
changes. The corresponding ∆Tj and propagation mechanism 
considering Vcpa changes are depicted in Fig.4. The 

























Fig.4. Temperature swing and spreading in condition of Vth shift onset. 
Firstly, the higher Pcpa caused by Vcpa increase can raise the 
temperature variation ∆Tja, so that the bond wires suffer from a 
more serious thermo-mechanical stress under the constant Iload. 
Furthermore, the maximum temperature after die degradation 
Tmaxa can accelerate Vth shift process under the same gate bias 
voltage Vgs. Therefore, the subsequent Pcpa increase caused by 
the positive Vth shift can lead to the propagation on the 
temperature and thermo-mechanical stress. The SiC MOSFETs 
under test can get into a state of positive feedback loop based on 
SiC die and bond wires. Finally, both Vcpa and Vbw increase 
steadily with the number of cycles due to the occurrence of gate 
degradation and Vth shift. 
Since there is no standard power cycling test procedure for 
SiC MOSFET modules so far, the conventional Si-based test 
methods are often adopted to the emerging SiC MOSFETs. In 
this scenario, the conventional failure criterion for Si-based 
MOSFETs based on 5% to 10% increase of VDS or die resistance 
Ron in [26]–[29] cannot be applicable for SiC MOSFET 
modules. Therefore, it is necessary to measure the separate 
voltage drops on the bond wires and SiC MOSFET dies for the 
failure identification. 
III. INDEPENDENT TESTING AND MONITORING METHOD 
A. Module under test 
The studied planar SiC power MOSFETs are from VISHAY 
(1.2 kV/20 A). It is an H-bridge module with the conventional 
wire-bonded package. The module appearance with a PCB 
adaptor and the internal equivalent circuit are depicted in Fig.5. 
Accordingly, DCP1 and DCP2 are the positive bus terminals, 
DCN1 and DCN2 are the negative bus terminals, and OP1 and OP2 
are the output terminals. (g1,s1), (g2,s2), (g5,s5), and (g6,s6) are 
the gate driver terminals for the internal four SiC dies, 
respectively. During the conduction period, the large DC 
current through the PCB board results in a considerable voltage 
drop across the parasitic resistance. Hence, the auxiliary 
measurement terminals Ks1, Ks2, Ks5, Ks6, Ko1 and Ko2 are 
introduced to exclude the parasitic voltage drop on the PCB 
boards. Furthermore, in order to observe the junction 
temperature variation, the optical fibers can be inserted into the 
modules through the four holes, as shown in Fig.5 (b). Referring 
to Fig.5 (c), Rbw1, Rbw2, Rbw5 and Rbw6 represent the bond wire 
resistances between the power source terminals and gate 
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auxiliary sources. Since the power bond wires are regarded as 
the most vulnerable part, the solder contact resistance and 
copper resistance are neglected and not shown in Fig.5 (c). With 
the aid of external auxiliary measurement terminals, both the die 
voltage drops (Vcp1, Vcp2, Vcp5 and Vcp6) and the bond wire 


















































Fig.5. Schematic of power cycling test system. (a) Appearance of SiC 
MOSFET power module. (b) Appearance of module under test with PCB 
adaptor. (c) Internal equivalent test circuit. 
B. Independent die and bond wire voltage measurements 
To demonstrate the independent measurement principle, the 
equivalent measurement circuit for single SiC MOSFET is 
redrawn in Fig.6. For each discrete die, there exists a Kelvin 
source connection (Ks) between the die source and output 
source terminal (S). Taking advantages of auxiliary Ks, the 
independent measurements are performed together during the 
on-state conditions. Therefore, the voltage difference between 
Drain terminal (D) and Ks represent the die voltage drop Vcp. 
Meanwhile, in case of constant Iload, the bond wire voltage Vbw 
and the related parasitic resistance can be calculated. Finally, 
the whole device voltage drop during conduction VDS mainly 
consists of die voltage Vcp and bond wire voltage Vbw. The 
measurement board can be implemented by the low-voltage the 



















Fig.6. Schematic of independent on-state die and bond wire voltage 
measurement method. 
C. Independent junction temperature measurement 
Online Tj variation is regarded as an indicator for the thermal 
stress evaluation. In conventional power cycling test, Tj 
estimation is usually achieved by the thermal sensitive electrical 
parameters (TSEP) based methods [29], [31], [32]. However, 
only in case of the prerequisite intact die, TSEP-based methods 
are capable of Tj estimation by means of the initial calibration 
results. When the die degradation happens, the initial 
calibration data for the static-based TSEP methods can lead to 
the corresponding electrical measurement errors. Considering 
the potential Vth shift and related die resistance increase, the 
classical TSEP-based method is not appropriate for Tj 
estimation in the independent measurement method. The online 
Tj measurement without gel removal is achieved by the isolated 
optical fibers in this study. Hence, the online Tj measurement 
using isolated optical fiber is independent of the die 
degradation. The implementation of Tj measurement using 
optical fibers is shown in Fig.7. The part number of fiber is 
OTG-F-10 from Opsens with 5 ms response time [33]. In order 
to fix the optical fiber during operation, a displacement is used 
to hold the fiber vertically. With the help of graduated scale, the 
sensor of optical fiber can just contact the surface of die for 
online Tj measurement. 
 
Fig.7. Implementation for online Tj measurement using optical fibers. 
D. Configuration of experimental setup 
According to the schematics shown in Fig.2, a conventional 
DC-based power cycling test platform is built, as demonstrated 
in Fig.8. The power cycling test system consists mainly of 
high-power DC supply (DELTA SM 45-140), external 
heating/cooling system (JULABO A40), high-precision 
oscilloscope (LECROY HDO6104-MS), fiber condition units 
(OPSENSE), isolated optical fibers (OTG-F-10), 
microprocessor controller (ALTERA DE2-115), isolated SiC 
gate drivers (CREE CRD-001) and auxiliary power sources. 
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Fig.8. Appearance of power cycling test platform. 
IV. EXPERIMENTAL RESULTS 
A. Test conditions 
The power cycling test conditions for SiC-MOSFET 
modules are listed in Table II. Accordingly, the maximum Tj for 
each SiC die is around 175 °C, which is the maximum allowable 
Tj for the inspected SiC MOSFETs. The temperature variation 
∆Tj is around 60 °C in the case of 2s on-state duration and 21.5A 
load current under fixed 105 °C of base plate temperature. 
TABLE II. TEST CONDITIONS 
Parameters Value Parameters Value 
Initial maximum Tj 175 °C Base plate temperature 105 °C 
Initial minimum Tj 115 °C Constant load current 21.5 A 
Delta temperature 60 °C ton / toff 2s / 2s 
This study is based on the power cycling test results with 24 
SiC-MOSFET devices in 6 modules. During the test, four SiC 
devices in one same module are tested simultaneously under 
nearly the same test conditions. The test is stopped if the die 
voltage Vcp increases by around 15% from its initial value or the 
bond wire lift-off failure happens. Taking MOSFET #5 as an 
example, both the initial die voltage drop and bond wire voltage 
































































Q5 Vbw≈ 90 mV
Q5 Vcp ≈ 1.92 V
Q6 Vbw≈ 32 mV
≈ 1.70 V
Q6 Vcp ≈ 1.96 V
≈ 1.70 V
Mean Vcp at the and of 
pulse is recorded
Mean Vbw in intermediary 
stage  is recorded
 
Fig.9. Initial on-state die voltage and bond wire voltage during power 
cycling test for MOSFET #5 module. 
At the beginning of DC current pulse, the die voltages for Q5 
and Q6 are about 1.70 V. Since SiC MOSFET is a unipolar 
device, the die resistance is sensitive to the junction temperature 
variation. As the increase of junction temperature, the on-state 
die resistance increases under the same Iload and Vgs. At the end 
of DC current pulse, the measured die voltages for Q5 and Q6 
are around 1.92V and 1.96V, respectively. It is also worth 
noting that the bond wire voltage (Vbw) is independent of die 
resistance and Tj variation. Due to the low power dissipation on 
the bond wire, the minor self-heating effect plays a very slight 
role on the temperature coefficient of aluminum resistivity, the 
measured voltages on bond wires are flat under constant Iload. 
The initial bond wire voltages for SiC Q5 and Q6 are around 90 
mV and 32 mV, respectively. Because of the internal layout 
design, the bond wire resistances for high-side devices (Q1 and 
Q5) are higher than the values of low-side SiC dies (Q2 and Q6) 
in one module [32]. 
Corresponding, the initial temperature variations for four 
SiC MOSFET dies without and with the independent Vgs 
regulation are depicted in Fig.10. In Fig.10 (a), the temperature 
variations under the same gate voltage ( Vgs(Q1) = Vgs(Q2) = 
Vgs(Q5) = Vgs(Q6) = +20 V) are plotted. Since the tolerance 
deviation of static parameters can make a slight ∆Tj difference 
even under the same test conditions, the ∆Tj difference can be 
eliminated by appropriate gating voltage adjustment. Since the 
mean Tj and ∆Tj are regarded as two main factors account for the 
number of cycle to failure, the other thermal stress effect such as 
dTj/dt does not need to be taken into consideration in this work. 











































































Fig.10. Initial Tj variation measurement results for MOSFET #5 module. 
(a) Tj variations using uniform Vgs=+20V. (b) Tj variations under 
independent Vgs adjustments. 
 
As depicted in Fig.10 (b), with the independent gate voltage 
Vgs regulation for each SiC die, the measured Tj variation for 
each die meets the test requirement (115°C to 175°C). The 
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maximum ∆Tj is around 63°C for MOSFET #5 (Q6) while the 
minimum ∆Tj is around 60°C for MOSFET #5 (Q2). Finally, the 
four SiC MOSFET dies are tested under the approximately 
equal ∆Tj at the beginning of the test. 
B. Conventional bond wire lift-off failure 
According to previous studies, the conventional bond wire 
lift-off failure is characterized by the abrupt die voltage increase 
at the end of the tests [28], [34]. In accordance with previous 
phenomenon, a typical bond wire lift-off failure in MOSFET #6 
(Q5) is taken as an example. Both the die voltage Vcp and bond 
wire voltage Vbw against the number of cycles are plotted in 
Fig.11. Referring to Fig.11, it is worth noting that the die 
voltage abrupt increase is consistent with the bond wire voltage 
abrupt increase. 
# MOSFET 6 (Q5)
SiC die 
voltage jump
Die voltage drop is 
limited by power 
supply at +7V
Number of cycles (k)
Bond wire voltage jump
No current flow
through bond wires 
Bond wire resistance increase 















































Fig.11. Open-circuit failure happens after around 88k cycles in power 
cycling tests. 
It is also shown that the abnormal Vbw on bond wire happened 
before the abnormal Vcp change. This can be regarded as an 
evidence of the bond wire open circuit failure rather than die 
thermal runway failure. After the bond wire lift-off failure, there 
is no load current flow through the bond wires, so the measured 
bond wire voltage Vbw decreases rapidly. However, because the 
drain terminal (D) of MOSFET #6 (Q5) is connected to the 
positive output terminal of power supply, the die voltage Vcp is 
equal to the output voltage limitation of power supply (+7 V) 
after the open circuit failure. Remarkably, the peak value of Vbw 
after the abrupt increase is around 82 mV, which nearly doubles 
the initial value. Since the number of power bond wire for each 
SiC die is 2, the doubled Vbw means that one of the bond wires 
lift off from dies completely. Therefore, for the first abrupt 
increase on both Vbw, the open circuit failure can be identified 
by the separation measurement method. 
C. Die degradation failures 
Compared with the conventional bond wire lift-off failures, 
the SiC die degradation shows different aging trend within a 
shorter time. Because of the increasing die resistance, the 
related ∆Tj also expands with the number of cycles. The die 
voltage comparisons for MOSFET #5 (Q2) are recorded and 
plotted in Fig.12. In Fig.12 (a), the measured die voltage shows 
a significant successive increasing while the bond wire voltage 
increases slowly. According to the conventional failure criteria 
of 10% increase of VDS (voltage from Drain terminal to Source 
terminal), it is assumed that the packaging failure occurs and the 
test should be stopped. However, the failure mechanism for 
MOSFET #5 (Q2) is mainly attributed to the die resistance 
increase instead of bond wire degradation. It implies that the 
aging rate of SiC die is much faster than the bond wire 
degradation under certain conditions, such as high temperature 
and high gate voltage bias. In Fig.12(b), the measured die and 
bond wire voltage comparisons before and after the test are 
depicted. At the end of the DC current pulse, about 170 mV 
increase on the die voltage compared with the initial value. 
However, around 15 mV increase of bond wire voltage 
compared with the initial value 80 mV. As a result, the die 
voltage increase is more noticeable in the test. Since the die 
resistance is proportional to the junction temperature, the die 
voltage difference between the beginning and end of the DC 
current pulse also expands. It also means that the real Tj is 





Fig.12. Die degradation in power cycling tests. (a) Aging curves for die 
and bond wire against number of power cycles. (b) Die voltage and bond 
wire voltage comparison before and after tests. 
With the aid of Opsens fiber system, the changes of 
temperature variation against the number of cycles for 
MOSFET #5 (Q2) are recorded and plotted in Fig.13. At the 
beginning of test, the initial Tj can be kept in the range of 114 °C 
to 176 °C (∆Tj ≈ 62 °C). After 25k cycles, the maximum Tj 
begins to slightly rise from 176 °C to 178 °C. Then after 56k 
cycles, the maximum Tj as well as ∆Tj increase obviously with 
the number of cycles. The measured maximum Tj is 181 °C and 
the related ∆Tj is 65 °C. Finally, with the acceleration of die 
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degradation, the measured Tj is in the range of 118 °C to 190 °C 
(∆Tj≈72 °C) after 70k cycles. Compared with the initial Tj 
measurement, the maximum Tj has increased from 176 °C to 
190 °C, and the corresponding ∆Tj increased 10 degrees after 70 
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Tj variation increases 




0 k cycles,  114°C~176°C
 
Fig.13. Junction temperature variation comparisons after different 
number of power cycles. 
In the case of fixed testing conditions, the steadily increasing 
∆Tj and the maximum Tj in the test can be mainly attributed to 
the increasing die resistance. Taking the advantages of 
independent die and bond wire measurement method, the die 
degradation progress against the number of power cycles can be 
monitored and recorded. In Fig.14 (a), 6 SiC MOSFET die 
aging curves with the steady die degradation are plotted. Unlike 
the open-circuit failures shown in Fig.11, there is no such 
phenomenon as an abrupt increase of die voltage after certain 
cycles. The on-state die voltages increase with the number of 
power cycles since the tests start. Therefore, there is another 
failure mode related to die degradation instead of bond wire 
degradation failure. 
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Fig.14. Power cycling test results with 6 die aging curves against the 
number of cycles. 
V. FAILURE ANALYSIS AND DISCUSSION 
In order to validate the relations between die resistance 
increase and threshold voltage shift, the static characteristics of 
SiC MOSFETs before and after the tests are compared by means 
of the power device analyzer B1506A. All the static 
measurements and comparisons are carried out at 25 °C. 
A. Comparison of aging electrical parameters 
In Fig.15, the threshold voltage test results with different 
number of cycles for MOSFET #5 (Q2) are plotted. The drain 
current compliance for Vth determination is set to 1 mA. The 
measured initial Vth is around 2.79V, and then Vth continues to 
increase to 3.39V after 79k cycles and reach 3.56V at the end of 
test (84k cycles). The increasing Vth can be regarded as evidence 
that the increasing die resistance is related to the Vth shift. 
Furthermore, the Vth comparisons for the 6 SiC MOSFETs 
shown in Fig.14 (a) are depicted in Fig.16. The measured Vth 
after the power cycling tests are increased in varying degrees. 
Initial test
After ≈ 79 cycles
After ≈ 84 cycles
(End of test)





































































Fig.16. Threshold voltage comparison before and after power cycling test. 
The threshold voltage measurement and comparison before 
and after the power cycling tests are listed in Table III. In the 
case of high-temperature cycling conditions, all the measured 
threshold voltages increased at varying levels after the tests. 
Since MOSFET #5 (Q6) and MOSFET #6 (Q5) were broken 
after the power cycling test, the subsequent Vth measurements 
are absent. The worst Vth degradation is MOSFET #5 (Q2). It is 
worth noting that there was no significant Vth shift after the 
power cycling tests for MOSFET #1 (Q2) at room temperature 
(25 °C). Many researches have studied and reported this kind of 
“reversibility” phenomenon [4], [35]–[37]. For the devices 
under gate bias at evaluated temperature, the additional oxide 
traps can be activated and then the Vth would be changed during 
the tests. Conversely, the oxide-trap activation would recover at 
room temperature without gate bias. 
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+ 0.05 + 0.05 X + 0.21 
In order to further determinate the relations between the die 
resistance increase and positive Vth shift, the MOSFET transfer 
characteristics can be used for the die degradation investigation. 










                      (6). 
Furthermore, in the saturated current regime of operation, the 
trans-conductance gm can be expressed as 






                   (7). 
Hence, in the case of fixed gate voltage Vgs and device 
parameters, the trans-conductance gm can decrease with the 
increasing Vth. For the 6 SiC MOSFETs shown in Fig.14, the 
comparisons of transfer characteristic curves using device 
analyzer are depicted. Concerning the measurement results at 
the end of test, the measured IDS saturation is lower than the 
respective initial value under Vgs=20 V. It is shown that 
MOSFET #5 (Q2) has the most serious Vth degradation after the 
test. Notably, the degradation on the transfer characteristic only 
proves the Vth shift effect on the external electrical parameters. 
The chip-level fatigue and the unexpected charges inside the 
oxide layer need Scanning Electron Microscopy (SEM) method 
for further investigation. 
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Fig.17. Transfer characteristic comparisons before and after power 
cycling tests at 25 °C. 
B. failure mechanism of propagation and acceleration 
The failure mechanisms during highly thermal test are 
depicted in Fig.18. At the beginning of test, the initial test 
conditions should be fixed according to the desired Tj variation. 
In the case of high-temperature operation and the immature gate 
oxide layer, the positive Vth starts to shift under high load 
current and positive gating voltage. The positive Vth shift during 
the test can result in the die resistance increase. Then, the 
increased conduction power loss caused by the die degradation 
can break the thermal equilibrium of the power cycling test. 
After that, two different types of failure mechanisms would 
happen. 
Positive Vth shift 




















Fig.18. Two kinds of failure mechanisms during power cycling test 
considering Vth shift. 
Since the increased die resistance can lead to higher ∆Tj, the 
package-level failure like bond wire lift-off can appear earlier 
than expected. On the other hand, the higher power loss caused 
by the die resistance increase can raise the maximum Tj. Then, 
the higher Tj can further accelerate the process of positive Vth 
shift. Finally, the inspected SiC MOSFET can be damaged 
because of the thermal runaway failure mechanism. 
In summary, the first type failure mechanisms are the 
package related failures, such as the bond wire lift-off, solder 
layer delamination that can occur within a relatively short 
period of time. The degradation rate is proportional to the 
temperature swing ∆Tj. In case of the positive feedback loop, the 
initially fixed degradation rate would accelerate continuously. 
Secondly, with the propagation between the maximum Tj and 
positive Vth, the positive feedback loop leads to another die 
degradation mechanism. With respect to SiC MOSFETs, the 
2168-6777 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2894717, IEEE Journal
of Emerging and Selected Topics in Power Electronics
 
maximum operation junction temperature should be taken into 
consideration to avoid the underlying Vth shift effect. In practice, 
the second thermal runaway failure is the unexpected case in the 
power cycling test. 
Regarding the aforementioned failure mechanisms in SiC 
modules, the maximum Tj limitation and Vth monitoring are of 
great importance to the reliability evaluation of SiC modules. 
The significant Vth shift and the related Ron increase can elevate 
the maximum Tj and accelerate the aging rate of package 
materials. Hence, the number of cycles to failure and the 
lifetime estimation method depend on both the package 
ruggedness and the threshold voltage stability of SiC MOSFETs. 
By taking advantages of the proposed independent 
measurement method, the voltage drops on die and bond wire 
can be measured and monitored during the long-term power 
cycling test. 
In general, both the required current and power angle for 
three types of typical operation conditions in wind power 
generation are achieved by the emulator. Importantly, the 
internal Tj variation can be extracted during the experiments. 
With the help of equivalent testing method, both the Tj and TNTC 
can be recorded and treated as a temperature protection criterion. 
Additionally, the safe operation area for power module 
considering Tj limitation can be determined in advance, and the 
power module and converter system can be protected by the 
related TNTC at a low cost. 
VI. CONCLUSION 
The role of threshold voltage shift in the process of power 
cycling tests for SiC power MOSFETs has been studied. It is 
studied that the threshold voltage shift has significant impacts 
on the SiC die degradation during the tests. Furthermore, the die 
degradation caused by the threshold voltage shift can lead to a 
new failure mechanism instead of bond wire lift-off failure in 
power cycling tests. Since the conventional TSEP based Tj 
estimation methods can be affected by the die resistance change, 
the calibration could cause errors on the on-line Tj estimation. 
Hence, an independent Tj method using isolated optical fibers 
has been demonstrated in this study. Furthermore, with the 
advantages of auxiliary source terminal, an independent 
measurement method for separate die voltage and bond wire 
voltage has been proposed. It is validated that both the die and 
bond wire aging rates during the power cycling test can be 
monitored separately. As a result, this study enables to 
distinguish the die degradation failure from the bond wire 
lift-off failure in the power cycling tests. Finally, it has been 
studied that the die resistance could increase due to the 
successive Vth shift in the case of high temperature operation. 
The increased die resistance and corresponding elevated Tj can 
accelerate the process of Vth shift. It implies that Vth can be 
treated as a health indicator in power cycling test to identify the 
failure mechanisms. With the aid of device analyzer, the 
relations between Vth shift and die degradation have been 
validated. Furthermore, the aging transfer characteristics 
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